Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications

This book introduces novel techniques for generating low-power hardware from a high-level description of a design in terms of Concurrent Action-Oriented Specifications (CAOS). It also describes novel techniques for formal verification of such designs. It will provide the readers with definitions of various power optimization and formal verification problems related to CAOS-based synthesis, necessary background concepts, techniques to generate hardware according to the design's power requirements, and detailed experimental results obtained by applying the techniques introduced on realistic hardware designs.

Presents detailed analysis of various power optimization problems associated with high-level synthesis, as well as novel techniques for reducing power consumption of hardware designs at a higher level of abstraction;

Discusses various formal verification issues associated with synthesizing different possible versions of a hardware design (differing in their latency, area, and/or power consumption);

Includes detailed experimental results obtained by applying the techniques introduced on benchmark hardware designs.